Senior Automatic Test Pattern Generation Engineer, Google Cloud
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
- Experience with fault modeling Stuck-at, Transition, Path Delay, SDD, IDDQ, and other advanced fault models.
- Experience in SoC cycles including DFT Specifications, pre silicon development, silicon bringup, and silicon debug.
- Experience with DFT/ATPG/Physical Design flows co-development and assimilation using TCL or Python.
- Experience with RTL Design for coding of DFT related logic.
Preferred qualifications:
- Experience with physical design flows (e.g., Synthesis, Place and Route tools (P&R), or Static Timing Analysis (STA)).
- Experience with STA constraints development and analysis for DFT modes and SDF simulations.
- Experience with Verilog/System Verilog RTL Coding and/or Verification.
About the job
Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.
Our mission at Google System Infrastructure is to build the best Cloud in the world for Google services and for cloud customers, by solving real world business challenges of performance, cost and scale, utilizing unique hardware, software, and system solutions.
Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
- Oversee methodology, flows development, and automation for DFT ATPG in the overall ASIC design flow including analysis, insertion, assimilation in physical design flow, SDC, GL-SDF simulations, etc.
- Define and complete all Test Design Rule Checks (TDRC) and design changes to fix TDRC violations to achieve high test quality.
- Work with external vendors involved in implementing and validating test vectors. Generate structural vectors, analyze and debug scan coverage, and validate the vectors on Gate Level Simulator.
- Work closely with the Physical Design team for mutual flows development and optimization such as scan insertion, chain reordering, patterns generation, coverage, compression ratio, ATPG power aware, formality, SDC modes.
- Work with Post Silicon Engineering groups globally to develop mutual DFT flows and debug DFT at Post Silicon over ATE/System.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.